andrewm@0
|
1 /*
|
andrewm@0
|
2 * I2c_Codec.cpp
|
andrewm@0
|
3 *
|
andrewm@0
|
4 * Handle writing the registers to the TLV320AIC310x
|
andrewm@0
|
5 * series audio codecs, used on the BeagleBone Audio Cape.
|
andrewm@0
|
6 * This code is designed to bypass the ALSA driver and
|
andrewm@0
|
7 * configure the codec directly in a sensible way. It
|
andrewm@0
|
8 * is complemented by code running on the PRU which uses
|
andrewm@0
|
9 * the McASP serial port to transfer audio data.
|
andrewm@0
|
10 *
|
andrewm@0
|
11 * Created on: May 25, 2014
|
andrewm@0
|
12 * Author: Andrew McPherson
|
andrewm@0
|
13 */
|
andrewm@0
|
14
|
andrewm@0
|
15 #include "../include/I2c_Codec.h"
|
andrewm@0
|
16
|
andrewm@0
|
17 I2c_Codec::I2c_Codec()
|
andrewm@0
|
18 : running(false), dacVolumeHalfDbs(0), adcVolumeHalfDbs(0), hpVolumeHalfDbs(0)
|
andrewm@0
|
19 {}
|
andrewm@0
|
20
|
andrewm@0
|
21 // This method initialises the audio codec to its default state
|
andrewm@0
|
22 int I2c_Codec::initCodec()
|
andrewm@0
|
23 {
|
andrewm@0
|
24 // Write the reset register of the codec
|
andrewm@0
|
25 if(writeRegister(0x01, 0x80)) // Software reset register
|
andrewm@0
|
26 {
|
andrewm@0
|
27 cout << "Failed to reset codec\n";
|
andrewm@0
|
28 return 1;
|
andrewm@0
|
29 }
|
andrewm@0
|
30
|
andrewm@0
|
31 // Wait for codec to process the reset (for safety)
|
andrewm@0
|
32 usleep(5000);
|
andrewm@0
|
33
|
andrewm@0
|
34 return 0;
|
andrewm@0
|
35 }
|
andrewm@0
|
36
|
andrewm@0
|
37 // Tell the codec to start generating audio
|
andrewm@0
|
38 // See the TLV320AIC3106 datasheet for full details of the registers
|
andrewm@0
|
39 // The dual_rate flag, when true, runs the codec at 88.2kHz; otherwise
|
andrewm@0
|
40 // it runs at 44.1kHz
|
andrewm@0
|
41 int I2c_Codec::startAudio(int dual_rate)
|
andrewm@0
|
42 {
|
andrewm@0
|
43 if(writeRegister(0x02, 0x00)) // Codec sample rate register: fs_ref / 1
|
andrewm@0
|
44 return 1;
|
andrewm@0
|
45 if(writeRegister(0x03, 0x91)) // PLL register A: enable
|
andrewm@0
|
46 return 1;
|
giuliomoro@134
|
47 // if(writeRegister(0x04, 0x1C)) // PLL register B
|
giuliomoro@134
|
48 // return 1;
|
giuliomoro@134
|
49 // if(writeRegister(0x05, 0x52)) // PLL register C
|
giuliomoro@134
|
50 // return 1;
|
giuliomoro@134
|
51 // if(writeRegister(0x06, 0x40)) // PLL register D
|
giuliomoro@134
|
52 // return 1;
|
giuliomoro@134
|
53 if(setPllD(5264)) //7.5264 gives 44.1kHz nominal value with a 12MHz master clock
|
andrewm@0
|
54 return 1;
|
giuliomoro@134
|
55 if(setPllJ(7))
|
andrewm@0
|
56 return 1;
|
andrewm@0
|
57 if(dual_rate) {
|
andrewm@0
|
58 if(writeRegister(0x07, 0xEA)) // Codec datapath register: 44.1kHz; dual rate; standard datapath
|
andrewm@0
|
59 return 1;
|
andrewm@0
|
60 }
|
andrewm@0
|
61 else {
|
andrewm@0
|
62 if(writeRegister(0x07, 0x8A)) // Codec datapath register: 44.1kHz; std rate; standard datapath
|
andrewm@0
|
63 return 1;
|
andrewm@0
|
64 }
|
andrewm@0
|
65 if(writeRegister(0x08, 0xC0)) // Audio serial control register A: BLCK, WCLK outputs
|
andrewm@0
|
66 return 1;
|
andrewm@0
|
67 if(writeRegister(0x09, 0x40)) // Audio serial control register B: DSP mode, word len 16 bits
|
andrewm@0
|
68 return 1;
|
andrewm@0
|
69 if(writeRegister(0x0A, 0x00)) // Audio serial control register C: 0 bit offset
|
andrewm@0
|
70 return 1;
|
andrewm@0
|
71 if(writeRegister(0x0B, 0x01)) // Audio codec overflow flag register: PLL R = 1
|
andrewm@0
|
72 return 1;
|
andrewm@0
|
73 if(writeRegister(0x0C, 0x00)) // Digital filter register: disabled
|
andrewm@0
|
74 return 1;
|
andrewm@0
|
75 if(writeRegister(0x0D, 0x00)) // Headset / button press register A: disabled
|
andrewm@0
|
76 return 1;
|
andrewm@0
|
77 if(writeRegister(0x0E, 0x00)) // Headset / button press register B: disabled
|
andrewm@0
|
78 return 1;
|
andrewm@0
|
79 if(writeRegister(0x0F, 0x20)) // Left ADC PGA gain control: not muted; 0x20 = 16dB
|
andrewm@0
|
80 return 1;
|
andrewm@0
|
81 if(writeRegister(0x10, 0x20)) // Right ADC PGA gain control: not muted; 0x20 = 16dB
|
andrewm@0
|
82 return 1;
|
andrewm@0
|
83
|
andrewm@0
|
84 if(writeRegister(0x25, 0xC0)) // DAC power/driver register: DAC power on (left and right)
|
andrewm@0
|
85 return 1;
|
andrewm@0
|
86 if(writeRegister(0x26, 0x04)) // High power output driver register: Enable short circuit protection
|
andrewm@0
|
87 return 1;
|
andrewm@0
|
88 if(writeRegister(0x28, 0x02)) // High power output stage register: disable soft stepping
|
andrewm@0
|
89 return 1;
|
andrewm@0
|
90
|
andrewm@0
|
91 if(writeRegister(0x52, 0x80)) // DAC_L1 to LEFT_LOP volume control: routed, volume 0dB
|
andrewm@0
|
92 return 1;
|
andrewm@0
|
93 if(writeRegister(0x5C, 0x80)) // DAC_R1 to RIGHT_LOP volume control: routed, volume 0dB
|
andrewm@0
|
94 return 1;
|
andrewm@0
|
95
|
andrewm@0
|
96 if(writeHPVolumeRegisters()) // Send DAC to high-power outputs
|
andrewm@0
|
97 return 1;
|
andrewm@0
|
98
|
andrewm@0
|
99 if(writeRegister(0x66, 0x02)) // Clock generation control register: use MCLK, PLL N = 2
|
andrewm@0
|
100 return 1;
|
andrewm@0
|
101
|
andrewm@0
|
102 if(writeRegister(0x33, 0x0D)) // HPLOUT output level control: output level = 0dB, not muted, powered up
|
andrewm@0
|
103 return 1;
|
andrewm@0
|
104 if(writeRegister(0x41, 0x0D)) // HPROUT output level control: output level = 0dB, not muted, powered up
|
andrewm@0
|
105 return 1;
|
andrewm@0
|
106 if(writeRegister(0x56, 0x09)) // LEFT_LOP output level control: 0dB, not muted, powered up
|
andrewm@0
|
107 return 1;
|
andrewm@0
|
108 if(writeRegister(0x5D, 0x09)) // RIGHT_LOP output level control: 0dB, not muted, powered up
|
andrewm@0
|
109 return 1;
|
andrewm@0
|
110
|
andrewm@0
|
111 if(writeDACVolumeRegisters(false)) // Unmute and set volume
|
andrewm@0
|
112 return 1;
|
andrewm@0
|
113
|
andrewm@0
|
114 if(writeRegister(0x65, 0x00)) // GPIO control register B: disabled; codec uses PLLDIV_OUT
|
andrewm@0
|
115 return 1;
|
andrewm@0
|
116
|
andrewm@0
|
117 if(writeADCVolumeRegisters(false)) // Unmute and set ADC volume
|
andrewm@0
|
118 return 1;
|
andrewm@0
|
119
|
andrewm@0
|
120 running = true;
|
andrewm@0
|
121 return 0;
|
andrewm@0
|
122 }
|
andrewm@0
|
123
|
giuliomoro@97
|
124 //set the numerator multiplier for the PLL
|
giuliomoro@97
|
125 int I2c_Codec::setPllK(float k){
|
giuliomoro@97
|
126 short unsigned int j=(int)k;
|
giuliomoro@134
|
127 unsigned int d=(int)(0.5+(k-j)*10000); //fractional part, between 0 and 9999
|
giuliomoro@97
|
128 if(setPllJ(j)>0)
|
giuliomoro@97
|
129 return 1;
|
giuliomoro@97
|
130 if(setPllD(d)>0)
|
giuliomoro@97
|
131 return 2;
|
giuliomoro@97
|
132 return 0;
|
giuliomoro@97
|
133 }
|
giuliomoro@97
|
134
|
giuliomoro@97
|
135
|
giuliomoro@97
|
136 //set integer part of the numerator mutliplier of the PLL
|
giuliomoro@97
|
137 int I2c_Codec::setPllJ(short unsigned int j){
|
giuliomoro@97
|
138 if(j>=64 || j<1){
|
giuliomoro@97
|
139 return 1;
|
giuliomoro@97
|
140 }
|
giuliomoro@97
|
141 if(writeRegister(0x04, j<<2)){ // PLL register B: j<<2
|
giuliomoro@97
|
142 printf("I2C error while writing PLL j: %d", j);
|
giuliomoro@97
|
143 return 1;
|
giuliomoro@97
|
144 }
|
giuliomoro@134
|
145 pllJ=j;
|
giuliomoro@97
|
146 return 0;
|
giuliomoro@97
|
147 }
|
giuliomoro@97
|
148
|
giuliomoro@97
|
149 //set fractional part(between 0 and 9999) of the numerator mutliplier of the PLL
|
giuliomoro@97
|
150 int I2c_Codec::setPllD(unsigned int d){
|
giuliomoro@97
|
151 if(d<0 || d>9999)
|
giuliomoro@97
|
152 return 1;
|
giuliomoro@97
|
153 if(writeRegister(0x05, (d>>6)&255)){ // PLL register C: part 1 : 8 most significant bytes of a 14bit integer
|
giuliomoro@97
|
154 printf("I2C error while writing PLL d part 1 : %d", d);
|
giuliomoro@97
|
155 return 1;
|
giuliomoro@97
|
156 }
|
giuliomoro@97
|
157 if(writeRegister(0x06, (d<<2)&255)){ // PLL register D: D=5264, part 2
|
giuliomoro@97
|
158 printf("I2C error while writing PLL d part 2 : %d", d);
|
giuliomoro@97
|
159 return 1;
|
giuliomoro@97
|
160 }
|
giuliomoro@134
|
161 pllD=d;
|
giuliomoro@97
|
162 return 0;
|
giuliomoro@97
|
163 }
|
giuliomoro@134
|
164
|
giuliomoro@134
|
165 int I2c_Codec::setAudioSamplingRate(float newSamplingRate){
|
giuliomoro@134
|
166 int pllP=1; //TODO: create get/set for pllP and pllR
|
giuliomoro@134
|
167 int pllR=1;
|
giuliomoro@134
|
168 long int PLLCLK_IN=12000000;
|
giuliomoro@134
|
169 // f_{S(ref)} = (PLLCLK_IN × K × R)/(2048 × P)
|
giuliomoro@134
|
170 float k = ((double)(newSamplingRate * pllP * 2048.0f/(float)pllR)) / PLLCLK_IN ;
|
giuliomoro@134
|
171 return (setPllK(k));
|
giuliomoro@134
|
172 }
|
giuliomoro@134
|
173
|
giuliomoro@134
|
174 short unsigned int I2c_Codec::getPllJ(){
|
giuliomoro@134
|
175 return pllJ;
|
giuliomoro@134
|
176 }
|
giuliomoro@134
|
177 unsigned int I2c_Codec::getPllD(){
|
giuliomoro@134
|
178 return pllD;
|
giuliomoro@134
|
179 }
|
giuliomoro@134
|
180 float I2c_Codec::getPllK(){
|
giuliomoro@134
|
181 float j=getPllJ();
|
giuliomoro@134
|
182 float d=getPllD();
|
giuliomoro@134
|
183 float k=j+d/10000.0f;
|
giuliomoro@134
|
184 return k;
|
giuliomoro@134
|
185 }
|
giuliomoro@134
|
186
|
giuliomoro@134
|
187 float I2c_Codec::getAudioSamplingRate(){
|
giuliomoro@134
|
188 int pllP=1; //TODO: create get/set for pllP and pllR
|
giuliomoro@134
|
189 int pllR=1;
|
giuliomoro@134
|
190 long int PLLCLK_IN=12000000;
|
giuliomoro@134
|
191 // f_{S(ref)} = (PLLCLK_IN × K × R)/(2048 × P)
|
giuliomoro@134
|
192 float fs = (PLLCLK_IN/2048.0f) * getPllK()*pllR/(float)pllP;
|
giuliomoro@134
|
193 return fs;
|
giuliomoro@134
|
194 }
|
andrewm@0
|
195 // Set the volume of the DAC output
|
andrewm@0
|
196 int I2c_Codec::setDACVolume(int halfDbSteps)
|
andrewm@0
|
197 {
|
andrewm@0
|
198 dacVolumeHalfDbs = halfDbSteps;
|
andrewm@0
|
199 if(running)
|
andrewm@0
|
200 return writeDACVolumeRegisters(false);
|
andrewm@0
|
201
|
andrewm@0
|
202 return 0;
|
andrewm@0
|
203 }
|
andrewm@0
|
204
|
andrewm@0
|
205 // Set the volume of the DAC output
|
andrewm@0
|
206 int I2c_Codec::setADCVolume(int halfDbSteps)
|
andrewm@0
|
207 {
|
andrewm@0
|
208 adcVolumeHalfDbs = halfDbSteps;
|
andrewm@0
|
209 if(running)
|
andrewm@0
|
210 return writeADCVolumeRegisters(false);
|
andrewm@0
|
211
|
andrewm@0
|
212 return 0;
|
andrewm@0
|
213 }
|
andrewm@0
|
214
|
andrewm@0
|
215 // Update the DAC volume control registers
|
andrewm@0
|
216 int I2c_Codec::writeDACVolumeRegisters(bool mute)
|
andrewm@0
|
217 {
|
andrewm@0
|
218 int volumeBits = 0;
|
andrewm@0
|
219
|
andrewm@0
|
220 if(dacVolumeHalfDbs < 0) { // Volume is specified in half-dBs with 0 as full scale
|
andrewm@0
|
221 volumeBits = -dacVolumeHalfDbs;
|
andrewm@0
|
222 if(volumeBits > 127)
|
andrewm@0
|
223 volumeBits = 127;
|
andrewm@0
|
224 }
|
andrewm@0
|
225
|
andrewm@0
|
226 if(mute) {
|
andrewm@0
|
227 if(writeRegister(0x2B, volumeBits | 0x80)) // Left DAC volume control: muted
|
andrewm@0
|
228 return 1;
|
andrewm@0
|
229 if(writeRegister(0x2C, volumeBits | 0x80)) // Right DAC volume control: muted
|
andrewm@0
|
230 return 1;
|
andrewm@0
|
231 }
|
andrewm@0
|
232 else {
|
andrewm@0
|
233 if(writeRegister(0x2B, volumeBits)) // Left DAC volume control: not muted
|
andrewm@0
|
234 return 1;
|
andrewm@0
|
235 if(writeRegister(0x2C, volumeBits)) // Right DAC volume control: not muted
|
andrewm@0
|
236 return 1;
|
andrewm@0
|
237 }
|
andrewm@0
|
238
|
andrewm@0
|
239 return 0;
|
andrewm@0
|
240 }
|
andrewm@0
|
241
|
andrewm@0
|
242 // Update the ADC volume control registers
|
andrewm@0
|
243 int I2c_Codec::writeADCVolumeRegisters(bool mute)
|
andrewm@0
|
244 {
|
andrewm@0
|
245 int volumeBits = 0;
|
andrewm@0
|
246
|
andrewm@0
|
247 // Volume is specified in half-dBs with 0 as full scale
|
andrewm@0
|
248 // The codec uses 1.5dB steps so we divide this number by 3
|
andrewm@0
|
249 if(adcVolumeHalfDbs < 0) {
|
andrewm@0
|
250 volumeBits = -adcVolumeHalfDbs / 3;
|
andrewm@0
|
251 if(volumeBits > 8)
|
andrewm@0
|
252 volumeBits = 8;
|
andrewm@0
|
253 }
|
andrewm@0
|
254
|
andrewm@0
|
255 if(mute) {
|
andrewm@0
|
256 if(writeRegister(0x13, 0x00)) // Line1L to Left ADC control register: power down
|
andrewm@0
|
257 return 1;
|
andrewm@0
|
258 if(writeRegister(0x16, 0x00)) // Line1R to Right ADC control register: power down
|
andrewm@0
|
259 return 1;
|
andrewm@0
|
260 }
|
andrewm@0
|
261 else {
|
andrewm@0
|
262 if(writeRegister(0x13, 0x7C)) // Line1L disabled; left ADC powered up with soft step
|
andrewm@0
|
263 return 1;
|
andrewm@0
|
264 if(writeRegister(0x16, 0x7C)) // Line1R disabled; right ADC powered up with soft step
|
andrewm@0
|
265 return 1;
|
andrewm@0
|
266 if(writeRegister(0x11, (volumeBits << 4) | 0x0F)) // Line2L connected to left ADC
|
andrewm@0
|
267 return 1;
|
andrewm@0
|
268 if(writeRegister(0x12, volumeBits | 0xF0)) // Line2R connected to right ADC
|
andrewm@0
|
269 return 1;
|
andrewm@0
|
270 }
|
andrewm@0
|
271
|
andrewm@0
|
272 return 0;
|
andrewm@0
|
273 }
|
andrewm@0
|
274
|
andrewm@0
|
275 // Set the volume of the headphone output
|
andrewm@0
|
276 int I2c_Codec::setHPVolume(int halfDbSteps)
|
andrewm@0
|
277 {
|
andrewm@0
|
278 hpVolumeHalfDbs = halfDbSteps;
|
andrewm@0
|
279 if(running)
|
andrewm@0
|
280 return writeHPVolumeRegisters();
|
andrewm@0
|
281
|
andrewm@0
|
282 return 0;
|
andrewm@0
|
283 }
|
andrewm@0
|
284
|
andrewm@0
|
285
|
andrewm@0
|
286 // Update the headphone volume control registers
|
andrewm@0
|
287 int I2c_Codec::writeHPVolumeRegisters()
|
andrewm@0
|
288 {
|
andrewm@0
|
289 int volumeBits = 0;
|
andrewm@0
|
290
|
andrewm@0
|
291 if(hpVolumeHalfDbs < 0) { // Volume is specified in half-dBs with 0 as full scale
|
andrewm@0
|
292 volumeBits = -hpVolumeHalfDbs;
|
andrewm@0
|
293 if(volumeBits > 127)
|
andrewm@0
|
294 volumeBits = 127;
|
andrewm@0
|
295 }
|
andrewm@0
|
296
|
andrewm@0
|
297 if(writeRegister(0x2F, volumeBits | 0x80)) // DAC_L1 to HPLOUT register: route to HPLOUT, volume 0dB
|
andrewm@0
|
298 return 1;
|
andrewm@0
|
299 if(writeRegister(0x40, volumeBits | 0x80)) // DAC_R1 to HPROUT register: route to HPROUT, volume 0dB
|
andrewm@0
|
300 return 1;
|
andrewm@0
|
301
|
andrewm@0
|
302 return 0;
|
andrewm@0
|
303 }
|
andrewm@0
|
304
|
andrewm@0
|
305 // This tells the codec to stop generating audio and mute the outputs
|
andrewm@0
|
306 int I2c_Codec::stopAudio()
|
andrewm@0
|
307 {
|
andrewm@0
|
308 if(writeDACVolumeRegisters(true)) // Mute the DACs
|
andrewm@0
|
309 return 1;
|
andrewm@0
|
310 if(writeADCVolumeRegisters(true)) // Mute the ADCs
|
andrewm@0
|
311 return 1;
|
andrewm@0
|
312
|
andrewm@0
|
313 usleep(10000);
|
andrewm@0
|
314
|
andrewm@0
|
315 if(writeRegister(0x33, 0x0C)) // HPLOUT output level register: muted
|
andrewm@0
|
316 return 1;
|
andrewm@0
|
317 if(writeRegister(0x41, 0x0C)) // HPROUT output level register: muted
|
andrewm@0
|
318 return 1;
|
andrewm@0
|
319 if(writeRegister(0x56, 0x08)) // LEFT_LOP output level control: muted
|
andrewm@0
|
320 return 1;
|
andrewm@0
|
321 if(writeRegister(0x5D, 0x08)) // RIGHT_LOP output level control: muted
|
andrewm@0
|
322 return 1;
|
andrewm@0
|
323 if(writeRegister(0x25, 0x00)) // DAC power/driver register: power off
|
andrewm@0
|
324 return 1;
|
andrewm@0
|
325 if(writeRegister(0x03, 0x11)) // PLL register A: disable
|
andrewm@0
|
326 return 1;
|
andrewm@0
|
327 if(writeRegister(0x01, 0x80)) // Reset codec to defaults
|
andrewm@0
|
328 return 1;
|
andrewm@0
|
329
|
andrewm@0
|
330 running = false;
|
andrewm@0
|
331 return 0;
|
andrewm@0
|
332 }
|
andrewm@0
|
333
|
andrewm@0
|
334 // Write a specific register on the codec
|
andrewm@0
|
335 int I2c_Codec::writeRegister(unsigned int reg, unsigned int value)
|
andrewm@0
|
336 {
|
andrewm@0
|
337 char buf[2] = { reg & 0xFF, value & 0xFF };
|
andrewm@0
|
338
|
andrewm@0
|
339 if(write(i2C_file, buf, 2) != 2)
|
andrewm@0
|
340 {
|
andrewm@0
|
341 cout << "Failed to write register " << reg << " on codec\n";
|
andrewm@0
|
342 return 1;
|
andrewm@0
|
343 }
|
andrewm@0
|
344
|
andrewm@0
|
345 return 0;
|
andrewm@0
|
346 }
|
andrewm@0
|
347
|
andrewm@0
|
348
|
andrewm@0
|
349 int I2c_Codec::readI2C()
|
andrewm@0
|
350 {
|
andrewm@0
|
351 // Nothing to do here, we only write the registers
|
andrewm@0
|
352 return 0;
|
andrewm@0
|
353 }
|
andrewm@0
|
354
|
andrewm@0
|
355
|
andrewm@0
|
356 I2c_Codec::~I2c_Codec()
|
andrewm@0
|
357 {
|
andrewm@0
|
358 if(running)
|
andrewm@0
|
359 stopAudio();
|
andrewm@0
|
360 }
|
andrewm@0
|
361
|